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Abstract
This paper extensively analyzes the operation limits, system stability and disturbance rejection capability
of the voltage control loops used in master-slave AC and DC Microgrids (MGs). Two different control
schemes are studied analytically, simulated and experimentally tested, focusing on Constant Power Loads
(CPL). Additionally, the use of the virtual capacitance (VC) as a tool for response enhancement is intro-
duced. The study pursues the proper selection of the controllers gains and minimization of capacitance
values by considering the dynamic behavior.
Introduction
The increasing concern about environmental issues and concepts as renewable energies, distributed gen-
eration and self-consumption have led to the necessity of alternatives to the conventional power grid.
Moreover, the fast development of power semiconductor devices and digital control systems have made
power electronic converters (PECs) the most suitable interface for both generation, energy storage and
dimmable loads. Due to the high penetration of renewable generation operating under a maximum power
point tracking (MPPT) scheme, one of the adopted voltage control methods in these converter dominated
MGs is based on the Master-Slave strategy. This approach requires a grid forming converter control-
ling the voltage magnitude (and the frequency in the case of AC MGs) [1, 2, 3]. Other alternatives, as
droop-based on multiple slack control have been also proposed [4, 5]. Unlike the conventional grid,
these kind of MGs are defined as weak. They have a low inertia that should be compensated by a stiff
voltage control, and a low line X/R ratio that couples active power and voltage magnitude. Moreover,
the high presence of tightly regulated CPL contribute negatively to that low inertia, in contrast to the
self-regulating effect given by conventional loads as Constant Impedance Loads (CIL). In addition, the
disturbance rejection response of the voltage control schemes usually implemented in PECs depends on
the type of load disturbance, becoming in some cases non-linear and load-state-dependent.
The challenges imposed by CPLs and the non-linearity and stability issues related with the voltage con-
trol schemes based on voltage feedback and PI controllers, have been already addressed in the literature
[6, 7, 8, 9, 10]. Nonetheless, the dynamics, stability limitations and selection of both the passive elements
and the controller parameters for a slack control under CPL have been poorly discussed. Some alternative
feedback control topologies have been proposed based on the capacitor energy storage capability as an
approach to linearize the relation between the voltage and the power at the DC link [11, 12, 13, 14]. How-
ever, those techniques have not been further exploited for grid forming converter applications, existing
few examples in the literature focused on the analysis of the dynamic performance.
This paper analyzes the dynamic behavior of the voltage control loop used in grid forming voltage source
converters (VSCs) integrated in AC and DC MGs. Due to its wide acceptance in converter control
applications, a cascaded voltage-current control scheme is used in this study. Both the conventional
voltage feedback control, referred as Direct Voltage Control (DVC) in this document, and the control
based on squared voltage, referred as Quadratic Voltage Control (QVC), will be addressed, considering
CPLs as the main disturbance. Taking advantage of the cascaded control premises, the inner control
loop dynamics will be neglected. Thus, the analysis becomes valid for different applications such as AC
slack, DC slack or DC link control. An analytical study on the conventional voltage control schemes is
perform based on system linearization methods and validated through simulations and experimentally. In
addition, the use of virtual capacitance (VC) is introduced as a tool for disturbance rejection enhancement
as well as to experimentally forecast the effect of resizing the capacitance in existing systems. The study
will deal with operation limits, the system stability and the disturbance rejection of the voltage control,
leading not only to the proper selection of the control scheme and control parameters, but also to the
sizing of the passive elements of the converter.
Problem Definition and System Modeling
In most of the MG applications requiring a voltage regulation, the system plant to be controlled consists
of a capacitor whose voltage derivative is proportional to its current. Thus, the control is performed
by a closed loop cascaded controller consisting of an inner current control loop and an outer voltage
control loop. Assuming the current control loop is fast enough, its dynamics can be neglected. Thus, the
voltage control can be assumed as a voltage regulator, which input is the error, ε, between the voltage
reference, V ∗, and the measured voltage, V˜ , while the control action is the current, I, entering the system
plant. Considering the existence of disturbance loads, the system plant is defined by (1), whereV(t) is the
capacitor voltage, I(t) is the control action of the voltage control loop, and Id(t) is the load disturbance.
According to (1), the controller can be tuned using LTI system properties.
dV(t)
dt
=
1
C
(I(t)− Id(t)) (1)
dV(t)
dt
=
1
C
(
I(t)−
(
IL(t)+
PL(t)
V(t)
+GL(t)V(t)
)
︸ ︷︷ ︸
Id(t)
)
(2)
Nevertheless, Constant Current Loads (CCL) are rarely found in power systems. More and more electri-
cal appliances and industrial equipment behaves as CPLs, presenting a tight control of load power, or as
CILs. Thus, the system in (1) must be reformulated as the non-linear system in (2), where IL, PL and GL
are the current, power and conductance disturbances drawn by CCLs, CPLs, and CILs respectively. Neg-
ative values of PL and IL are considered as generation. Fig. 1(a) shows the single line representation of
the defined non-linear system. The behavior of the different loads existing in a MG are illustrated in Fig.
1(b). The non-linearities due to CPL and CIL will affect the voltage regulation design and performance.
Moreover, unlike CILs, it is well known that CPLs are prone to compromise the system stability. In the
literature, several attempts have been carried out for obtaining a linear approximation by defining a neg-
ative impedance [8, 9, 4]. In this paper, the effect of non-linear loads is approached by the linearization
of the close loop system.
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Fig. 1: (a) Simplified single line representation of the grid forming converter and load disturbance in a
DC or AC MG. (b) Voltage-Current curves of the different types of loads in MGs.
The Voltage Controller: Control Topologies, Analytical Models and Analysis
The voltage controller models are analyzed in this section using linearized models. Two control schemes
are considered, the direct voltage control (DVC) and the quadratic voltage control (QVC).
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Fig. 2: Voltage control schemes for the different types of loads in MGs. (a) DVC; (b) QVC.
The Direct Voltage Controller (DVC)
The DVC control scheme is shown in Fig. 2(a). A PI regulator in the standard form has been selected for
the analysis, defined by (3), where I∗ is the control action, V ∗ the voltage reference, V the actual voltage,
and kp and ki are the proportional and integral PI gains respectively. In this paper, the effect of the sensors
is neglected. This controller is based on the linear relationship between the voltage and the current at the
capacitor. Despite its apparent simplicity, achieving good dynamic behavior is not straightforward, as al-
ready reported in the literature [11]. This is due to the fact that even the reference tracking capability for
the voltage control is linear, as shown in (4), the voltage reaction to both CPL and CIL disturbances is not.
I∗(t) = kp(V
∗
(t)−V(t))+ kpki
∫
(V ∗(t)−V(t))dt (3)
V(s)
V ∗(s)
=
kps+ kpki
s2C+ skp+ kikp
(4)
The Quadratic Voltage Controller (QVC)
An alternative to the DVC has been proposed in the literature referred as fast-acting DC link volt-
age controller and energy based controller, in the context of applications for the DC link control of
DC/DC/AC and AC/DC/AC converters [11, 12, 13, 14]. Nonetheless, its application can be general-
ized to any cascaded-based voltage control such as grid forming converters in both DC and AC MGs.
The control scheme is shown in Fig. 2(b) and the controller differential equation is given by (5).
I∗(t) =
kp(V ∗(t)
2−V 2(t))+ kpki
∫
(V ∗(t)
2−V 2(t))dt
V(t)
(5) V(t)
dV(t)
dt
=
1
C
Pc(t)⇒
dV 2(t)
dt
=
2
C
Pc(t) (6)
The control is based on the linear relation between the power flowing into the capacitor, Pc(t), and the
voltage module squared, V 2(t), as stated in (6). In [11, 13], its design is realized by exploiting the relation
between voltage variations and the energy stored in the capacitor, Wc. However, the tuning method used
in those papers is oriented to the regulation of the DC link of an AFE exposed to the steady state dis-
turbances produced by AC grid unbalances. Here, we include a general approach based on disturbance
rejection analysis, considering a meaningful comparison between DVC and QVC dynamic response.
One of the main advantages of QVC, concerning the disturbance rejection and stability analysis, is that
the relation between V 2(t) and PL(t) becomes linear, unlike in the case of DVC. This fact facilitates the
delimitation of the stable region. However, the controlled variable is stillV(t) and, considering other kind
of disturbances that may be present in the grid, as CIL, the system performance should be evaluated
according to the V(t) dynamics. For that reason the system linearization is also needed. Leaving the
disturbances aside, unlike in the DVC, the relation between V and V ∗ is non-linear, (5). The linearized
approximation of the reference tracking transfer function is proposed in (7), where V ∗0 and V0 are the
voltage reference and the actual voltage at the equilibrium point, respectively. Assuming V0 = V ∗0 , the
transfer function is approximated by (8).
V(s)
V ∗(s)
≈ s2kpV
∗
0 +2kpkiV
∗
0
s2CV0+ s2kpV0+2kpkiV0
(7)
V(s)
V ∗(s)
≈ s2kp+2kpki
s2C+ s2kp+2kpki
(8)
Among the controllers tuning techniques available for linear systems, an analytical approach has been
selected, aimed at simplifying the selection of PI regulator parameters [5]. The close loop system can
be simplified as a second order system with natural frequency ωn and damping factor ξ. Equations (4)
and (8), can be expressed as (9), and assuming linearity, the system poles, ωn and ξ, will be the same
for disturbance rejection transfer functions. Thus, the PI regulator gains for DVC and QVC are tunned
according to (10) and (11) respectively, leading to a similar bandwidth.
V(s)
V ∗(s)
=
2ξωns+ω2n
s2+2ξωns+ω2n
(9) kp = 2ξωnC; ki =
ω2nC
kp
(10) kp = ξωnC; ki =
ω2nC
2kp
(11)
According to cascaded control theory, the bandwidth of the inner loop is assumed to be at least one
decade higher than ωn. The damping factor, ξ, can be selected as a trade-off between overshoot and
settling time. For this paper the parameters shown in Table I have been selected.
The main requirement of a grid forming converter is a stiff voltage control under disturbances. To ana-
lyze the effect of the type of load in the disturbance rejection capability, the ∆V (s)∆PL(s) disturbance rejection
transfer function for DVC and QVC have been obtained by linearization and are shown in (12) and (13)
respectively. In these equations, the equilibrium point is defined by x0 = [V ∗0 ,V0,PL0,GL0] for DVC and
x0 = [V ∗0 ,V0,PL0,GL0] for QVC. V
∗
0 and V0 are the voltage reference and the steady state voltage at the
equilibrium point. PL0 and GL0 are the load in terms of power associated to CPLs and the load in terms of
conductance given by CILs at the equilibrium point respectively. An operation close to the equilibrium
point is assumed, considering V0 =V ∗0 .
∆V (s)
∆PL(s)
≈ −sV0
s2V 20C+ skpV
2
0 −PL0+GL0V 20 + kikpV 20
(12)
∆V (s)
∆PL(s)
≈ −s
s2V0C+ s2kpV0+ IL0+2GL0V0+2kikpV0
(13)
To verify the linearized models, the response of ∆V (s)∆PL(s) is compared in Fig. 3 with the simulation of the
non-linear system, using Matlab/Simulink, for both DVC and QVC.
The error between the actual response and the linear approximation validates the linear models near the
equilibrium point. However, when the load level at the equilibrium point is not considered, the linear
model considerably deviates from the actual response as the system deviates from the equilibrium point.
To analyze the effect of the load level at the equlibrium point, the root-contour of the DVC for PL0 and
GL0 , (14) and (15), and the root-contour of QVC for IL0 and GL0, (16) and (17), have been obtained.
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Fig. 3: Non-linear simulated response compared with the linear approximation of ∆V(s)∆PL(s) under increasing
active power steps. (a) DVC; (b) QVC. Results using the data in Table I.
DVC root contour PL0→ 1+PL0G(s)H(s) ≈
1+PL0
−s
s2V 20C+ skpV
2
0 +GL0V
2
0 + kikpV
2
0
(14)
DVC root contour GL0→ 1+GL0G(s)H(s) ≈
1+GL0
V 20 s
s2V 20C+ skpV
2
0 −PL0+ kikpV 20
(15)
QVC root contour IL0→ 1+ IL0G(s)H(s) ≈
1+ IL0
s
s2V0C+ s2kpV0+2GL0V0+2kikpV0
(16)
QVC root contour GL0→ 1+GL0G(s)H(s) ≈
1+GL0
2V0s
s2V0C+ s2kpV0+ IL0+2kikpV0
(17)
It is worth noting that the response of DVC is non-linear and depends on the load level, PL0 and GL0,
thus conditioning the system behavior and the accuracy of the linear approximation. Moreover, load
dependent poles lead to system instability as shown in Fig. 4(a), where the root-contour plot for PL0 is
represented. On the other hand, negative values of PL0, i.e. power generation, can affect positively to the
voltage damping.
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Fig. 4: Root-contour for DVC and QVC depending on PL0, IL0 and GL0. (a) parameter PL0 in DVC; (b)
parameter IL0 in QVC; (c) parameter GL0 in DVC; (d) parameter GL0 in QVC.
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Fig. 5: Dynamic stiffness evaluation depending on PL0, IL0 and GL0. (a) Influence of PL0 in DVC; (b)
Influence of IL0 in QVC; (c) Influence of GL0 in DVC; (d) Influence of GL0 in QVC.
In the case of QVC, the term PL0 does not even appear in the equation, which is one of the main ad-
vantages of this method over the widely used DVC. It is worth to point out that such an advantage has
not been reported yet in the literature. Nonetheless, a dependency on CCLs appears represented by the
load level at the equilibrium point IL0. Although positive load currents, IL0 ≥ 0, does not present sta-
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Fig. 6: Step response under a CPL step disturbance of 1kW. (a) Influence of PL0 in DVC; (b) Influence
of IL0 in QVC; (c) Influence of GL0 in DVC; (d) Influence of GL0 in QVC.
bility problems, a potential issue appears when IL0 ≤ 0, i.e. when constant current generation (CCG) is
injected into the grid. The root-contour of the QVC system as a function of IL0 is shown in Fig. 4(b).
GL0 appears in both methods and has a positive impact in the system damping of both DVC and QVC
as shown in Fig 4(c) and 4(d). However, if GL0 < 0, i.e., when some equipment in the grid behaves as a
negative resistor, like a generator operating in voltage/current droop mode, the system response can be
worsen until instability. The impact of PL0, IL0 and GL0 on the dynamic stiffness, defined as the inverse
of the disturbance rejection, and step response of DVC and QVC are shown in Fig 5 and 6. It is worth
to point out that the higher is the dynamic stiffness the better is the disturbance rejection capabilities.
The effect of PL0 in the time domain response is illustrated in Fig. 7, where the behaviour of DVC and
QVC methods are compared under CPL increasing steps. Unlike in the QVC, for the same load step, the
response in the DVC method is altered for the worse at higher load levels.
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Fig. 7: Disturbance response under increasing CPL. Load is increased by steps of 300W every 50ms.
Dashed lines show the linear approximations. (a) DVC; (b) QVC. Results using the data in Table I.
The voltage level also represents a potential cause of instability as it deviates from the equilibrium point.
The voltage collapse for both controllers is represented in Fig. 8 for a CPL disturbance. As it is shown,
the QVC is not only independent of the CPL load level at the equilibrium point, PL0, but also withstands
higher CPL step disturbance before it collapses. This demonstrates that the QVC can withstand higher
CPL variations than the DVC method under the same conditions, as shown in Fig. 8(c), which is a clear
advantage of the former controller.
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Fig. 8: Voltage collapse for the DVC and QVC methods under CPL steps. (a) DVC performance for an
initial PL0 = 0; (b) QVC performance; (c) DVC and QVC maximum voltage deviation as a function of
the CPL step shown in percentage. Results using the data in Table I.
Effect of system Capacitor and the Virtual Capacitance concept
The capacitor and controller bandwidth take an important role in the system behavior. While the band-
width is limited by the inner control loop, the size of the capacitor depends on the application. In DC
voltage control applications, such as those found in DC links, the capacitor is usually sized according
to the expected oscillations caused by stationary power fluctuations, which in some cases leads to over-
sizing [13]. Regarding AC grid forming converters, the capacitor is often determined by the filtering
requirements of switching frequency harmonics, leading to small capacitor values. It is obvious that
increasing the capacitor size while maintaining ωn and ξ, will lead to an improved disturbance rejection
without compromising the system stability. Fig. 9 shows the dynamic stiffness in the frequency domain
and the time domain 1kW step response of the disturbance rejection transfer function ∆V(s)∆PL(s) for different
capacitor values using DVC and QVC. The QVC and DVC performance is the same if PL0 = 0W .
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Fig. 9: Evaluation of the capacitor size effect in the disturbance rejection capabilities. (a) QVC dynamic
stiffness, ∆PL(s)∆V(s) , for different capacitor values; (b) step response for the transfer function
∆V(s)
∆PL(s)
.
As expected, the disturbance rejection is improved as the capacitor increases. The size of the capacitor
has a direct influence on the maximum disturbance the system can withstand. To compare the per-
formance of both control techniques, the maximum voltage deviation under CPL disturbance has been
obtained by non-linear simulation in Simulink as a function of the capacitor size, C, and the power step
disturbance, ∆PLPn , with Pn = 50kW . The results comparing both methods for two different bandwidth, ωn,
are shown in Fig. 10, where ∆Vpu = 1 represents the system voltage collapse. As a main conclusion,
the QVC extends the region of operation, allowing a better disturbance rejection and avoiding voltage
collapse with lower capacitor values compared with the DVC method.
Fig. 10: Maximum voltage deviation depending on the CPL step disturbance and the capacitor value.
Data for two different controller bandwidth values is given. (a) DVC, ωn=2pi50rad/s; (b) QVC,
ωn=2pi50rad/s; (c) DVC, ωn=2pi100rad/s; (d) QVC, ωn=2pi100rad/s. Dark red is considered as the
non-Safe Operating Area (nSOA).
As shown, the voltage control bandwidth plays also an important role in the maximum voltage deviation.
As an example of its effect, Fig. 11 shows the maximum supported CPL step,∆PLPn with Pn = 50kW , as a
function of the capacitor size, C, and the controller bandwidth, ωn, for a maximum voltage deviation of
0.65pu. Fig. 11(c) shows the combinations for which the QVC offers a better performance (represented
in green) in the particular data shown in 11(a) and (b). The cases in red represent an operation similar in
both DVC and QVC. In this case, the DVC does not offer a better performance than the QVC for any.
Fig. 11: Maximum CPL step disturbance for a maximum voltage deviation of 0.65 pu, depending on the
capacitor value and the voltage control bandwidth, ωn. (a) DVC; (b) QVC; (c) DVC.
Unlike the controller parameters, the modification of the hardware of the system is more restricted. Other
techniques for voltage control disturbance rejection enhancement have been proposed in the past, mainly
based on load decoupling through measurements, observers or estimators [15]. A simpler alternative is
presented in Fig. 12, where D(t) = Cv ddt . Using a pseudo-derivative feedback control, it is possible to
add a virtual capacitance Cv which ideally will be added to the passive capacitance C, improving the
disturbance rejection. The DVC and QVC regulators are now defined by (18) and (19) respectively.
-
Fig. 12: Modified Voltage control
scheme using PDF structure and Cv.
I∗(t) = kp(V
∗
(t)−V(t))+ ki
∫
(V ∗(t)−V(t))dt−Cv
dV(t)
dt
(18)
I∗(t) =
kp(V ∗(t)
2−V 2(t))+ ki
∫
(V ∗(t)
2−V 2(t))dt
V(t)
−Cv
dV(t)
dt
(19)
Thus, assuming an ideal derivative and ideal sensors, the transfer functions for DVC and QVC, as well
as the PI parameters, kp and ki, can be modified by substituting the parameter C for C+Cv. It is worth
noting that the virtual capacitance does not only allow to improve the dynamic stiffness but can also be
used to emulate low capacitance systems by applying a negative value, i.e. Cv < 0.
Experimental Results
The control models presented in this paper have been tested experimentally under 2 different scenarios,
covering the application of voltage control in both DC and AC grids. The experimental results have been
obtained using the Triphase power modules PM15F42C and PM90F60C. The experimental parameters
are included in Table I.
Table I: System parameters used for voltage control analysis
System Parameters
Simulation and
Analytical
Experimental Setup
DC MG AC MG
Voltage reference V ∗ 325 V 680 VDC 230 VACrms
Nominal Frequency - DC 50 Hz
Nominal Active Power P 50 kW 11 kW 90 kW
Capacitor C 46 µF 1000 µF 46 µF
Switching frequency fsw 8 kHz 8 kHz 8/16 kHz
Current control loop bandwidth 2pi500 rad/s 2pi500 rad/s 2pi500 rad/s
Voltage control loop ωn / ξ 2pi50 rad/s / 1 2pi5 rad/s / 1 2pi50 rad/s / 1
Fig. 13 illustrates the simplified scheme of the experimental setups. For the DC voltage control, a D-
Statcom with a battery energy storage system (BESS) has been used (PM15F42C). The DC link voltage
is controlled by a DC/DC forming converter fed by a battery, while a DC/AC 3-phase grid tied converter
operates as a DC CPL. In order to test the AC voltage control, the PM90F60C 3-ph converter has been
used as the AC grid forming converter while the D-Statcom with BESS (PM15F42C) plays the role of an
AC CPL. An additional 56 Ω resistive load, RL, has been included in the MG. The AC control has been
implemented in the dq synchronous reference frame applying the QVC and DVC to both d and q axis.
[I]
[V]
[I]
[V]
Fig. 13: Experimental setup. (a) DC MG; (b) AC MG.
Fig. 14(a) shows the response of both DVC and QVC under increasing CPL steps for several capacitor
values in the DC MG setup. Due to the experimental setup limitations, the capacitor have been resized
using virtual capacitance (Fig. 12), being the physical capacitor value 1000 µF . In order to better
illustrate the effect, the voltage regulator bandwidth has been set to 5Hz.
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Fig. 14: Experimental Results. DVC and QVC are compared under multistep PL. (a) DC grid forming
converter performance for different capacitor values. (b) AC grid forming converter performance.
Fig. 14(b) shows the performance comparison between DVC and QVC in the AC 3-ph MG with an
increasing CPL. The instantaneous voltage magnitude is represented. As expected from simulations, the
DVC dependency on the load level makes its response to be worsen with increased CPL. It is worth
noting that the local resistive load provides an improved damping, allowing to move the stability limit
from PL0 ' 3 kW to PL0 ' 6 kW. The performance of virtual capacitance control applied to AC is shown
in Fig. 15 comparing the step response of DVC and QVC. The improved response of the QVC with
respect to the DVC should be highlighted, specially when low capacitance values are used.
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Fig. 15: AC Experimental Setup. DVC and QVC responses using virtual capacitance. Step of PL = 2.5
kW at t = 0.1 s. (a) DVC voltage module for different Cv values; (b) QVC voltage module for different
Cv values; (c) DVC phase voltages for Cv = 0µF ; (d) QVC phase voltages for Cv = 0µF ; (e) DVC phase
voltages forCv= 40µF ; (f) QVC phase voltages forCv= 40µF ; (g) DVC phase voltages forCv= 120µF ;
(h) QVC phase voltages for Cv = 120µF .
Conclusions
The paper extensively analyzes the voltage control in master-slave AC/DC microgrids with high penetra-
tion of CPLs. DVC and QVC have been compared outlining their benefits and drawbacks. The QVC has
proved to be a promising alternative under CPL presence. Additionally, the use of the virtual capacitance
as a tool for response enhancement has been introduced. The system linearization enables the stabil-
ity and dynamic analysis for the proper selection of passive elements. The conducted study analyzes
the voltage control schemes under a controlled environment valid as a starting point for simplifying the
proper selection of the controller scheme, gains and the minimization of capacitance values, establishing
the basics for the development of a simple procedure that takes the dynamic behavior into consideration.
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